- Master clock cycles are truncated to nanoseconds, but this should be within tolerance of actual hardware implementations